Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

SiGe p-channel MOSFETs with tungsten gate

SiGe p-channel MOSFETs with tungsten gate

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

A self-aligned SiGe p-channel MOSFET tungsten gate process with 0.1 µm resolution is demonstrated. Interface charge densities of MOS capacitors realised with the low pressure sputtered tungsten process are comparable with thermally evaporated aluminium gate technologies (5 × 1010 cm–2 and 2 × 1011 cm–2 for W and Al, respectively). Initial results from 1 µm gate length SiGe p-channel MOSFETs using the tungsten-based process show devices with a transconductance of 33 mS/mm and effective channel mobility of 190 cm2/Vs.

References

    1. 1)
      • G.G. Shahidi , J.D. Warnock , J. Comfort , S. Fischer , P.A. McFarland , A. Acovic , T.I. Chappell , B.A. Chappell , T.H. Ning , C.J. Anderson , R.H. Dennard , J.Y.-C. Sun , M.R. Polcari , B. Davari . CMOS Scaling in the 0.1-µm, 1.X-Volt regime for high performanceapplications. IBM J. Res. Develop. , 229 - 242
    2. 2)
      • S. Verdonckt-Vandebroek , E.L.F. Crabbe , B.S. Meyerson , D.L. Harame , P.J. Restle , J.M.C. Stork , J.B. Johnson . SiGe-channel heterojunction p-MOSFETs. IEEE Trans. , 90 - 99
    3. 3)
      • G.G. Shahidi , J.D. Warnock , J. Comfort , S. Fischer , P.A. McFarland , A. Acovic , T.I. Chappell , B.A. Chappell , T.H. Ning , C.J. Anderson , R.H. Dennard , J.Y.-C. Sun , M.R. Polcari , B. Davari . CMOS scaling in the 0.1 µm, 1.X-Volt regime for high performanceapplications. IBM J. Res. Develop. , 229 - 242
    4. 4)
      • S.E. Hicks , W. Parkes , J.A.H. Wilkinson , C.D.W. Wilkinson . Reflectance modeling for in situ dry etch monitoring of bulk SiO2and III-V multilayer structures. J. Vac. Sci. Technol. B , 6 , 3306 - 3310
    5. 5)
      • Y. Taur , D.A. Buchanan , W. Chen , D.J. Frank , K.E. Ismail , S.-H. Lo , G.A. Sai-Halasz , R.G. Viswanathan , H.-J.C. Wann , S.J. Wind , H.-S. Wong . CMOS scaling into the nanometer regime. Proc. IEEE , 4 , 486 - 504
    6. 6)
      • C.K. Maiti , L.K. Bera , S. Chattopadhyay . Strained-Si heterostructure field effect transistors. Semicond. Sci. Technol. , 11 , 1225 - 1246
    7. 7)
      • S. Rishton , Y.J. Mii , D.P. Kern , Y. Taur , K.E. Lee , T. Lii , K. Jenkins . High-performance sub-0.1 µm silicon n-metal oxide semiconductortransistors with composite metal polysilicon gates. J. Vac. Sci. Technol. B , 6 , 2612 - 2614
    8. 8)
      • D. Buchanan , F. McFeely , J. Yurkas . Fabrication of midgap metal gates compatible with ultrathin dielectrics. Appl. Phys. Lett. , 12 , 1676 - 1678
http://iet.metastore.ingenta.com/content/journals/10.1049/el_19990305
Loading

Related content

content/journals/10.1049/el_19990305
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address