http://iet.metastore.ingenta.com
1887

Gate overlap length reduction and shallow junction formation in high-performance fine MOSFETs by ion implantation through thin oxide film

Gate overlap length reduction and shallow junction formation in high-performance fine MOSFETs by ion implantation through thin oxide film

For access to this article, please select a purchase option:

Buy article PDF
$19.95
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

A gate overlap length of only 16 nm between the gate and the source/drain has been achieved in fine n-type metal oxide semiconductor field effect transistors with 0.1 µm gate length by arsenic ion implantation through a thin oxide film formed by chemical vapour deposition. The presented technique enables the gate overlap length to be reduced by less than half of the value for conventional lower energy implantation while maintaining a shallow junction depth for the source/drain.

References

    1. 1)
      • Ishii, M., Goto, K., Sakuraba, M., Matsuura, T., Murota, J., Kudoh, Y., Koyanagi, M.: `0.1 µm MOSFET with super self-aligned shallow junctionelectrodes', Proc. Sixth Int. Symp. UltralargeScale Integration Science and Technology, May 1997, Quebec, Canada, p. 440–449.
    2. 2)
      • Ohguro, T., Nakamura, S., Saito, M., Ono, M., Harakawa, H., Morifuji, E., Yoshitomi, T., Morimoto, T., Momose, H.S., Katsumata, Y., Iwai, H.: `Ultra-shallow junction and salicide techniques for advanced CMOS devices', Proc. Sixth Int. Symp. UltralargeScale Integration Science and Technology, May 1997, Quebec, Canada, p. 275–295.
    3. 3)
      • Ono, M., Saito, M., Yoshitomi, T., Fiegna, C., Ohguro, T., Iwai, H.: `Sub-50 nm gate length n-MOSFET with 10 nm phosphorus source and drainjunctions', Tech. Dig. 1993 Int. Electron Devices Meeting, December 1993, Washington DC, p. 119–122.
    4. 4)
      • Mizuno, B., Takase, M., Nakayama, I., Ogura, M.: `Plasma doping ofboron for fabricating the surface channel sub-quarter micron PMOSFET', Tech. Dig. 1996 Symp. VLSI Technology, June 1996, Honolulu, p. 66–67.
    5. 5)
      • A. Nishida , E. Murakami , S. Kimura . Characteristics of low-energyBF2- or As-implanted layers and their effect on the electrical performanceof 0.15-µm MOSFETs. IEEE Trans. , 701 - 709
    6. 6)
      • Rodder, M., Iyer, S., Aur, S., Chatterjee, A., McKee, J., Chapman, R., Chen, I.C.: `Oxide thickness dependence of inverter delay and devicereliability for 0.25 µm CMOS technology', Tech. Dig. 1993 Int. ElectronDevices Meeting, December 1993, Washington DC, p. 879–882.
    7. 7)
      • Rodder, M., Hanratry, M., Rogers, D., Laaksonen, T., Hu, J.C., Murtaza, S., Chao, C.-P., Hattangady, S., Aur, S., Amerasekera, A., Chen, I.-C.: `A 0.10 µm gate length CMOS technology with 30A gate dielectricfor 1.0 V–1.5 V applications', Tech. Dig. 1997 Int. Electron Devices Meeting, December 1993, Washington DC, p. 223–226.
    8. 8)
      • Y. Taur , D.S. Zicherman , D.R. Lmbardi , P.J. Restle , C.H. Hsu , H.I. Hanafi , M.R. Wordeman , B. Davari , H.H. Shahidi . A new shiftand ratio method for MOSFET channel-length extraction. IEEE Trans.Electron Device Lett. , 267 - 269
http://iet.metastore.ingenta.com/content/journals/10.1049/el_19981653
Loading

Related content

content/journals/10.1049/el_19981653
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address