Design of multicast ATM switch

Design of multicast ATM switch

For access to this article, please select a purchase option:

Buy article PDF
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Your details
Why are you recommending this title?
Select reason:
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

The architecture of a shared multibuffer ATM switch that uses the cyclic address queue method is described. No memory speedup is required. The blocking effect is eliminated for unicast traffic. Multicast functions are efficiently carried out via a multicast queue. A dynamic multicast scheme is used to improve the unfairness problem.


    1. 1)
      • E.W. Zegura . Architectures for ATM switching systems. IEEE Commun. Mag.
    2. 2)
      • J.S. Turner . Design of a broadcast packet switching network. IEEE Trans. , 6 , 734 - 743
    3. 3)
      • H. Kondoh , H. Notani , H. Yamanaka , K. Higashitani , H. Saito , I. Hayashi , S. Kohama , Y. Matsuda , K. Oshima , M. Nakaya . A 622-Mb/s 8×8 ATM switch chip set with shared multibuffer architecture. IEEE J. Solid-State Circuits , 7 , 808 - 815
    4. 4)
      • S. Kumar , D.P. Agrawal . On multicast support for shared-memory-based ATM switch architecture. IEEE Netw. , 34 - 39
    5. 5)
      • Lin, Y.-S., Shung, C.B.: `Queue management for shared buffer and shared multi-buffer ATM switches', Proc. IEEE INFOCOM, 1996, p. 688–695.

Related content

A comment has been published for this article:
Comment: Design of multicast ATM switch
This is a required field
Please enter a valid email address