Neural network congestion controller in prioritised ATM switch

Access Full Text

Neural network congestion controller in prioritised ATM switch

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

A neural network (NN) scheme is proposed for congestion control in an ATM switch with time priorities. It is shown that in a prioritised switch it is necessary to monitor the buffer to be controlled as well as buffers with higher priorities. Furthermore, it is shown that the NN scheme in a time prioritised switch gives lower cell loss and delay when compared to the conventional binary scheme.

Inspec keywords: neural nets; telecommunication congestion control; asynchronous transfer mode

Other keywords: ATM switch; congestion control; time priority; neural network; buffer

Subjects: Communication switching

References

    1. 1)
      • M. Garrett and A. Fernandez. (1994). ‘Variable bitrate video bandwidth trace using MPEG code’. Available FTP: thumper.bellcore.com, Directory: pub/vbr.video.trace .
    2. 2)
      • Yao-Ching Liu, , Douligeris, C.: `Static vs. adaptive feedback congestion controller for ATM network', Globecom'95, 13-17 November 1995, Singapore, p. 291–295.
    3. 3)
      • Available FTP: ftp-info3.informatik.uni-wuerzburg.deDirectory: pub/MPEG/traces.
    4. 4)
      • D. Rumelhart , G. Hinton , R. Williams . (1986) Learning internal representation by error back-propagation, Parallel distributed processing: Exploration in microstructure of cognition.
    5. 5)
      • R. Jain . Congestion control and traffic management in ATM networks. Comput. Netw. ISDN Syst. , 13 , 1723 - 1738
    6. 6)
      • Yao-Ching Liu , C. Douligeris . Rate regulator with feedback controller in ATM networks- A neural network approach. IEEE J. Sel. Areas Commun. , 2 , 200 - 208
http://iet.metastore.ingenta.com/content/journals/10.1049/el_19981467
Loading

Related content

content/journals/10.1049/el_19981467
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading