http://iet.metastore.ingenta.com
1887

Two-phase back-bias generator for low-voltage gigabit DRAMs

Two-phase back-bias generator for low-voltage gigabit DRAMs

For access to this article, please select a purchase option:

Buy article PDF
$19.95
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

A two-phase back-bias (VBB) generator is proposed for use in gigabit DRAMs using triple-well CMOS technology. The lower limit of VCC for the proposed VBB generator is a single VT (threshold voltage), whereas that for the conventional VBB generator is 2·VT.

References

    1. 1)
      • Y. Tsukikawa , T. Kajimoto , Y. Okasaka , Y. Morooka , K. Furutani , H. Miyamoto , H. Ozaki . An efficient back-bias generator with hybrid pumping circuit for 1.5V DRAMs. IEEE J. Solid-State Circuits , 4 , 534 - 538
    2. 2)
      • Y.H. Kim , J.Y. Sim , H.J. Park , J.I. Doh , K.W. Park , H.W. Chung , J.J. Oh , C.S. Oh , S.H. Ahn . Analysis and prevention of DRAM latch-up during power-on. IEEE J. Solid-State Circuits , 1 , 79 - 85
http://iet.metastore.ingenta.com/content/journals/10.1049/el_19981332
Loading

Related content

content/journals/10.1049/el_19981332
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address