CMOS dynamic ternary circuit with full logic swing and zero-static power consumption

CMOS dynamic ternary circuit with full logic swing and zero-static power consumption

For access to this article, please select a purchase option:

Buy article PDF
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Your details
Why are you recommending this title?
Select reason:
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

A new dynamic circuit scheme to realise ternary logic is presented. The main properties are the use of the standard CMOS process without any modification of the thresholds, the minimum possible number of external voltage levels (three), the highest possible logic swing and noise margins and the absence of static power consumption.


    1. 1)
      • M. Yoeli , G. Rosenfeld . Logical design of ternary switching circuits. IEEE Trans. Electronic Comput. , 19 - 29
    2. 2)
      • K.W. Current . Current-mode CMOS multiple-valued logic circuits. IEEE J. Solid-State Circuits , 2 , 95 - 107
    3. 3)
      • A. Herrfeld , S. Hentschke . CMOS ternary dynamic differential logic. Electron. Lett. , 10 , 762 - 763
    4. 4)
      • C.-Y. Wu , H.-H. Huang . Design and application of pipelined dynamic CMOS ternary logic and simpleternary differential logic. IEEE J. Solid-State Circuits , 8 , 895 - 906

Related content

This is a required field
Please enter a valid email address