http://iet.metastore.ingenta.com
1887

Gate-controlled double electron layer tunnelling transistor and single transistor digital logic applications

Gate-controlled double electron layer tunnelling transistor and single transistor digital logic applications

For access to this article, please select a purchase option:

Buy article PDF
$19.95
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

A novel entirely planar quantum transistor based on tunnelling between two separate electron layers in an AlGaAs/GaAs double quantum well heterostructure is demonstrated. Using the gate-tunability of the tunnelling I-V characteristics, digital logic gates such as XOR and NAND are demonstrated using a single double electron layer tunnelling transistor.

References

    1. 1)
      • L.L. Chang , L. Esaki , R. Tsu . Resonant tunnelling in semiconductor double barriers. Appl. Phys. Lett. , 593 - 595
    2. 2)
      • E.R. Brown , T.C.L.G. Sollner , C.D. Parker , W.D. Goodhue , C.L. Chen . Oscillations up to 420 GHz in GaAs/AlAs resonant tunnelling diodes. Appl. Phys. Lett. , 1777 - 1779
    3. 3)
      • S. Sen , F. Capasso , A.Y. Cho , D.L. Sivco . Parity generator circuit using a multistate resonant tunnelling bipolar transistor. Electron. Lett. , 1506 - 1507
    4. 4)
      • W.B. Kinard , M.W. Weichold , W.P. Kirk . Fabrication of a gated gallium arsenide heterostructure resonant tunnelling diode. J. Vac. Sci. Technol. B , 393 - 396
    5. 5)
      • S.Y. Chou , D.R. Allee , R.F.W. Pease , J.S. Harris . Observation of electron resonant tunnelling in a lateral dual-gate resonanttunnellingfield-effect transistor. Appl. Phys. Lett. , 176 - 178
    6. 6)
      • Simmons, J.A., Blount, M.A., Moon, J.S., Baca, W.E., Reno, J.L., Hafich, M.J.: `Unipolar complementary bistale memories using gate-controlled negativedifferential resistance in a 2D-2D quantum tunnelling transistor', IEDM Tech. Dig., 1997.
    7. 7)
      • J.P. Eisenstein , L.N. Pfeiffer , K.W. West . Field-induced resonant tunnelling between parallel two-dimensional electron systems. Appl. Phys. Lett. , 1497 - 1499
http://iet.metastore.ingenta.com/content/journals/10.1049/el_19980650
Loading

Related content

content/journals/10.1049/el_19980650
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address