Area-efficient architectures for integrated N-port memories employ blocks of one port memory cells and dynamic port-to-block connections. The authors determine the block number M necessary to achieve a target port-access-rejection probability for a given port number N and best-case/worst-case conflict-resolve algorithms, by applying stochastic probability theory.
References
-
-
1)
-
K.A. Robbins ,
S. Robbins
.
Buffered banks in multiprocessor systems.
IEEE Trans. Comput.
,
518 -
530
-
2)
-
C.H. Hoogendoorn
.
A general model for memory interference in multiprocessors.
IEEE Trans. Comput.
,
998 -
1005
-
3)
-
N.H.E. West ,
K. Eshraghian
.
(1993)
Principles of CMOS VLSI design.
-
4)
-
D.Y. Chang ,
D.J. Kuck ,
D.H. Lawrie
.
On the bandwidth of parallel memories.
IEEE Trans. Comput.
,
480 -
490
-
5)
-
Mattausch, H.J.: `Hierarchical ', Proc. 23rd European Solid-State Circuits Conf., 16-18 September 1997, Southampton, UK, p. 348–351.
-
6)
-
D.P. Bhandarkar
.
Analysis of memory interference in multiprocessors.
IEEE Trans. Comput.
,
897 -
908
-
7)
-
J.M. Kurtzberg
.
On the memory conflict problem in multiprocessor systems.
IEEE Trans. Comput.
,
286 -
293
-
8)
-
R. Raghavan ,
J.P. Hayes
.
Reducing interference among vector accesses in interleaved memories.
IEEE Trans. Comput.
,
471 -
483
-
9)
-
C.V. Ravi
.
On the bandwidth and interference in interleaved memory systems.
IEEE Trans. Comput.
,
899 -
901
-
10)
-
K. Guttag
.
A single-chip multiprocessor for multimedia: The MVP.
IEEE Comput. Graph. Appl.
,
53 -
64
http://iet.metastore.ingenta.com/content/journals/10.1049/el_19980649
Related content
content/journals/10.1049/el_19980649
pub_keyword,iet_inspecKeyword,pub_concept
6
6