http://iet.metastore.ingenta.com
1887

Application of port-access-rejection probability theory for integrated N-port memory architecture optimisation

Application of port-access-rejection probability theory for integrated N-port memory architecture optimisation

For access to this article, please select a purchase option:

Buy article PDF
$19.95
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

Area-efficient architectures for integrated N-port memories employ blocks of one port memory cells and dynamic port-to-block connections. The authors determine the block number M necessary to achieve a target port-access-rejection probability for a given port number N and best-case/worst-case conflict-resolve algorithms, by applying stochastic probability theory.

References

    1. 1)
      • N.H.E. West , K. Eshraghian . (1993) Principles of CMOS VLSI design.
    2. 2)
      • K.A. Robbins , S. Robbins . Buffered banks in multiprocessor systems. IEEE Trans. Comput. , 518 - 530
    3. 3)
      • C.V. Ravi . On the bandwidth and interference in interleaved memory systems. IEEE Trans. Comput. , 899 - 901
    4. 4)
      • J.M. Kurtzberg . On the memory conflict problem in multiprocessor systems. IEEE Trans. Comput. , 286 - 293
    5. 5)
      • D.P. Bhandarkar . Analysis of memory interference in multiprocessors. IEEE Trans. Comput. , 897 - 908
    6. 6)
      • C.H. Hoogendoorn . A general model for memory interference in multiprocessors. IEEE Trans. Comput. , 998 - 1005
    7. 7)
      • D.Y. Chang , D.J. Kuck , D.H. Lawrie . On the bandwidth of parallel memories. IEEE Trans. Comput. , 480 - 490
    8. 8)
      • R. Raghavan , J.P. Hayes . Reducing interference among vector accesses in interleaved memories. IEEE Trans. Comput. , 471 - 483
    9. 9)
      • K. Guttag . A single-chip multiprocessor for multimedia: The MVP. IEEE Comput. Graph. Appl. , 53 - 64
    10. 10)
      • Mattausch, H.J.: `Hierarchical ', Proc. 23rd European Solid-State Circuits Conf., 16-18 September 1997, Southampton, UK, p. 348–351.
http://iet.metastore.ingenta.com/content/journals/10.1049/el_19980649
Loading

Related content

content/journals/10.1049/el_19980649
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address