Systolic array implementation of block LMS algorithm

Systolic array implementation of block LMS algorithm

For access to this article, please select a purchase option:

Buy article PDF
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Your details
Why are you recommending this title?
Select reason:
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

The authors derive the systolic array implementation of the block LMS algorithm, consisting of N processing elements, where N is the filter order. The resulting array attains an order-independent sampling rate. Computer simulation results show that the block LMS algorithm is faster than the delayed LMS algorithm. which has previously been implemented on systolic arrays.


    1. 1)
      • Chester, D.B., Young, W.R., Petrowski, M.: `A fully systolic adaptive filter implementation', ICASSP 91, 1991, p. 2109–2112.
    2. 2)
      • H. Herzberg , R.H. Cohen , Y. Be'ery . A systolic array realization of an LMS adaptive filter and the effectsof delayed adaptation. IEEE Trans. Signal Process. , 11 , 2799 - 2802
    3. 3)
      • M.D. Meyer , D.P. Agrawal . A high sampling rate delayed LMS filter architecture. IEEE Trans. Circuits Syst. II , 11 , 727 - 729

Related content

This is a required field
Please enter a valid email address