Nonvolatile SRAM cell using different capacitance loading

Nonvolatile SRAM cell using different capacitance loading

For access to this article, please select a purchase option:

Buy article PDF
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Your details
Why are you recommending this title?
Select reason:
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

A simple and novel nonvolatile SRAM (NVSRAM) cell is proposed. The NVSRAM cell can be achieved by adding only one nonvolatile device with split floating gates to a conventional SRAM cell. It acts as a conventional SRAM cell under normal operation. SRAM cell data are programmed to the nonvolatile device by hot electron injection. At power up, data are restored using different capacitance loading resulting from the split floating gate. The operations have been confirmed by circuit simulation. The NVSRAM cell is symmetric, and therefore has better retention characteristics than other NVSRAM cells.


    1. 1)
      • Ergott, H.L., Bruder, J.F., Peters, R.E., Rainwater, S.L.: `Non-volatilesemiconductor memory with SCRAM hold cycle prior to SCRAM-to-E', US, 4 965 828, .
    2. 2)
      • Becker, N.J.: `A 5 V-only 4k nonvolatile static RAM', ISSCCProceeding, February 1983, p. 170–171.
    3. 3)
      • P.J. Wright , R.U. Madurawe . An SRAM cell with nonvolatilememory for programmable logic applications. IEEE J. Solid StateCircuits , 6 , 918 - 919

Related content

This is a required field
Please enter a valid email address