Tunable low-distortion BiCMOS transconductance amplifiers

Access Full Text

Tunable low-distortion BiCMOS transconductance amplifiers

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

A linear BiCMOS transconductance amplifier based on a MOS transistor operated in the linear region is presented. The circuit uses regulated cascode techniques to restrict the variation of the drain-source voltage of the MOS device and hence enhance the linearity of the V-I conversion. Simulation results confirm that the proposed circuits have superior linearity compared with other transconductance amplifiers operating in the linear region.

Inspec keywords: electric distortion; circuit tuning; BiCMOS analogue integrated circuits; differential amplifiers

Other keywords: drain-source voltage; regulated cascode techniques; MOS transistor; linear region; V-I conversion; BiCMOS transconductance amplifiers

Subjects: Amplifiers; Mixed technology integrated circuits

References

    1. 1)
      • S.O. Lee , S.B. Park , K.R. Lee . New CMOS triode transconductor. Electron. Lett. , 946 - 948
    2. 2)
      • B. Gilbert , C. Toumazou , F.J. Lidgey , D.G. Haigh . (1990) Current-mode circuits from a translinear viewpoint: atutorial, Analogue IC design, the current-mode approach.
    3. 3)
      • C.A. Laber , P.R. Gray . A 20-MHz sixth-order BiCMOSparasitic-insensitive continuous-time filter and second-order equaliseroptimised for disk-drive read channels. IEEE J. Solid-State Circuits , 4 , 462 - 470
    4. 4)
      • Peterson, K.D., Geiger, R.L.: `A fully balanced CMOS OTA forhigh frequency monolithic filters', Proc. 29th Midwest Symp. Circuits Syst., 1987, p. 208–211.
    5. 5)
      • Y.P. Tsividis . (1987) Operation and modelling of the MOS transistor.
    6. 6)
      • R. Alini , A. Baschirotto , R. Castello . Tunable BiCMOScontinuous-time filter for high-frequency applications. IEEE J. Solid-State Circuits , 12 , 1905 - 1915
    7. 7)
      • F. Yang , C.C. Enz . A low-distortion BiCMOS seventh-orderBessel filter operating at 2.5 V supply. IEEE J. Solid-State Circuits , 3 , 321 - 330
    8. 8)
      • G. Massobrio , P. Antognetti . (1993) Semiconductor device modellingwith SPICE.
http://iet.metastore.ingenta.com/content/journals/10.1049/el_19980172
Loading

Related content

content/journals/10.1049/el_19980172
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading