Two-dimensional micropipelines: for parallel-to-serial data conversion

Access Full Text

Two-dimensional micropipelines: for parallel-to-serial data conversion

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Add to cart
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)
Add to cart

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

© IEE
Published

The two-dimensional micropipeline is introduced for data conversion between bit-parallel and bit-serial formats at a constant input data rate. By using micropipelines, the architecture has independent clock rates for the data input and output, and can be designed with level sensitive latches.

Inspec keywords: pipeline processing; parallel architectures; data conversion

Other keywords: parallel-to-serial data conversion; constant input data rate; two-dimensional micropipeline; level sensitive latches; independent clock rates

Subjects: Parallel architecture

References

    1. 1)
      • Taylor, G.S., Blair, G.M.: `Reduced complexity two-phase micropipeline latch controller', ESSCIRC 97, 1997, p. 304–307.
http://iet.metastore.ingenta.com/content/journals/10.1049/el_19980156
Loading

Related content

content/journals/10.1049/el_19980156
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading