http://iet.metastore.ingenta.com
1887

Twisted bit-line technique for multi-gigabit DRAMs

Twisted bit-line technique for multi-gigabit DRAMs

For access to this article, please select a purchase option:

Buy article PDF
$19.95
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

A new twisted bit-line (TBL) technique is presented to reduce bit-line coupling noise for multi-gigabit DRAMs. Sufficient noise reduction effects have been monitored through soft-error rate measurement on test chips using the proposed TBL technique. Also, the problem of excessive chip area penalty in the conventional TBL techniques can be solved in the proposed TBL technique.

References

    1. 1)
      • J.-H. Yoo , C.-H. Kim , K.-C. Lee , K.-H. Kyung , S.-M. Yoo , J.-H. Lee , M.-H. Son , J.-M. Han , J.-W. Park , H.-K. Lim . A 32-bank 1 Gb self-strobing synchronous DRAM with 1 Gbytes/s bandwidth. IEEE J. Solid-State Circuits , 11
    2. 2)
      • Nitta, Y., Sakashita, N., Shimomura, K., Okuda, F., Shimano, H., Yamakawa, S., Furukawa, A., Abe, H.: `A 1.6 GB/s data-rate 1 Gb synchronous DRAM with hierarchical square-shaped memory block and distributed bank architecture', ISSCC 96, Dig. Tech. Papers, February 1996, p. 376–377.
    3. 3)
      • H. Hidaka , K. Fujishima , Y. Matsuda , M. Asakura , T. Yoshihara . Twisted bit-line architectures for multi-megabit DRAMs. IEEE J. Solid-State Circuits , 1 , 21 - 27
    4. 4)
      • M. Aoki , S. Ikenaga , Y. Nakagome , M. Horiguchi , Y. Kawase , Y. Kawamoto , K. Itoh . New DRAM noise generation under half-Vcc precharge and its reductionusing a transposed amplifier. IEEE J. Solid-State Circuits , 4 , 889 - 893
    5. 5)
      • K. Tsuchida , Y. Oowaki , M. Ohta , D. Takashima , S. Watanabe , K. Ohuchi , F. Masuoka . The stabilised reference-line technique for scaled DRAMs. IEEE J. Solid-State Circuits , 1 , 24 - 29
http://iet.metastore.ingenta.com/content/journals/10.1049/el_19970923
Loading

Related content

content/journals/10.1049/el_19970923
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address