http://iet.metastore.ingenta.com
1887

Self-aligned pseudomorphic HEMT with a low-temperature-grown GaAs gate insulator

Self-aligned pseudomorphic HEMT with a low-temperature-grown GaAs gate insulator

For access to this article, please select a purchase option:

Buy article PDF
$19.95
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

A new enhancement-mode GaAs pseudomorphic high-electron-mobility transistor (pHEMT) with a low-temperature-grown (LTG) GaAs gate insulator has been developed. The source and drain are doped by self-aligned implant and no gate recess is needed. The LTG-GaAs gate insulator drastically reduces the gate leakage current, allowing a maximum drain current of 390 mA/mm obtained at 3 V of forward gate bias. The maximum transconductance is 330 mS/mm and the cutoff frequency is 31 GHz for pHEMTs with a 0.5 µm gate length.

References

    1. 1)
      • Grider, D.E., Ruden, P.P., Nohava, J.C., Mactaggart, I.R., Stronczer, J.J., Nohava, T.E., Swirhun, S.S.: `Delta-doped complementary heterostructure FETs with high y-value pseudomorphicIn', IEDM Tech. Digest, 1991, p. 235–238.
    2. 2)
      • C.L. Chen , L.J. Mahoney , K.B. Nichols , E.R. Brown . Self-aligned complementary GaAs MISFETs using a low-temperature-grownGaAs gate insulator. Electron. Lett. , 407 - 409
    3. 3)
      • Abrokwah, J.K., Hwang, J.H., Ooms, W., Shurboff, C., Hallmark, J.A., Lycero, R., Gilbert, J., Bernhardt, B., Hansell, G.: `A manufacturable complementary GaAs process', Tech. Dig. 1993 GaAs IC Symp., 1993, p. 127–130.
    4. 4)
      • C.L. Chen , L.J. Mahoney , K.B. Nichols , M.J. Manfra , E.R. Brown , P.M. Nitishin , K.M. Molvar , B.F. Gramstorff , R.A. Murphy . Effects of low-temperature-grown GaAs and AlGaAs on the current of ametal-insulator-semiconductor structure. J. Vac. Sci. Technol. B , 1745 - 1751
    5. 5)
      • Mikkelson, J.: `GaAs digital VLSI device and circuit technology', IEDM Tech. Digest, 1991, p. 231–234.
    6. 6)
      • Wilson, M.R., Chasson, D.E., Krongard, B.S., Rosenberry, R.W., Shah, N.A., Welch, B.M.: `Extending the performance envelope of 0.5 µm implanted SAG-MESFETsfor super-computer applications', Tech. Dig. 1993 GaAs IC Symp., 1993, p. 189–192.
    7. 7)
      • K.L. Tan , R.M. Dia , D.C. Streit , T. Lin , T.Q. Trinh , A.C. Han , P.H. Liu , P.D. Chow , H.C. Yen . 94-GHz 0.1-µm T-gate low-noise pseudomorphic InGaAs HEMT's. IEEE Electron Device Lett. , 585 - 587
    8. 8)
      • Kitaura, Y., Nishihori, K., Tanabe, Y., Mihara, M., Yoshimura, M., Nitta, T., Kakiuchi, Y., Uchitomi, N.: `A self-aligned buried-channel heterostructure GaAs FET with high breakdownvoltage for using in mobile communications systems', Tech. Dig. 1996 GaAs IC Symp., 1996, p. 245–248.
    9. 9)
      • Glass, E., Abrokwah, J., Lucero, R., Spears, E., Rollman, J., Huang, J.-H., Berahardt, B., Ooms, W.: `A high efficiency complementary GaAs power FET technology for singlesupply portable applications', IEEE Int. Microw. Symp. Digest, 1996, p. 1083–1086.
http://iet.metastore.ingenta.com/content/journals/10.1049/el_19970383
Loading

Related content

content/journals/10.1049/el_19970383
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address