The design and performance of a 2 kbit sine-cosine ROM lookup table in 0.3 µm gate length AlGaAs/GaAs/AlGaAs HEMT technology are presented. A maximum clock frequency of 1.3 GHz is achieved resulting in a sub-nanosecond access time. The power consumption at supply voltages of +1.8 and –2 V is ~2 W.
References
-
-
1)
-
Leber, P., Baumberger, W., Lang, M., Rieger-Motzer, M., Bronner, W., Hülsmann, A., Raynor, B.: `A completely integrated single-chip phase-locked loop with a 15 GHz VCOusing 0.2 µm E/D-HEMT technology', IEEE GaAs-IC-Symp., 1996, p. 85–88.
-
2)
-
Berroth, M., Lang, M., Wang, Z.-G., Lao, Z., Thiede, A., Rieger-Motzer, M., Bronner, W., Kaufel, G., Köhler, K., Hülsmann, A., Schneider, J.: `20–40 Gbit/s 0.2 µm GaAs HEMT chip set for optical data receiver', IEEE-GaAs-IC-Symp., 1996, p. 133–136.
-
3)
-
Köhler, K., Ganser, P., Bachem, K.H., Maier, M., Hornung, J., Hülsmann, A.: `Advanced high electron concentration GaAs/Al', Int. Symp. GaAs and Related Compounds, 1990, p. 521–526.
-
4)
-
A. Hülsmann ,
G. Kaufel ,
K. Köhler ,
B. Raynor ,
J. Schneider ,
T. Jakobus
.
E-beam direct-write in a dry-etched recess gate HEMT process forGaAs/AlGaAscircuits.
Jpn. J. Appl. Physics
,
10 ,
2317 -
2320
-
5)
-
D.A. Sunderland ,
R.A. Strauch ,
S.S. Wharfield ,
H.T. Peterson ,
C.R. Cole
.
CMOS/SOS frequency synthesizer LSI circuit for spread spectrum communications.
IEEE J. Sel. Areas Commun.
,
497 -
505
-
6)
-
Jakobus, T., Bronner, W., Hofmann, P., Hülsmann, A., Kaufel, G., Köhler, K., Landsberg, B., Raynor, B., Schneider, J., Grün, N., Windscheif, J., Berroth, M., Hornung, J.: `Stability of an AlGaAs/GaAs/AlGaAs E/D-HEMT process with double pulsedoping', Int. Symp. GaAs and Related Compounds, 1992, p. 887–892.
-
7)
-
Lopez, J.F., Sarmiento, R., Nunez, A., Eshraghian, K.: `A 2 ns / 660 mW GaAs 5 kbit ROM using low leakage current FET circuit'(L2FC)', 2A3, 4th European Gallium Arsenide Application Symposium, 1996.
-
8)
-
Wang, Z.-G., Berroth, M., Thiede, A., Schlechtweg, M., Sedler, M., Seibel, J., Rieger-Motzer, M., Raynor, B., Bronner, W., Fink, T., Huder, B., Rittmayer, R., Schroth, J.: `Single-chip 4 bit 35 GHz phase-shifting receiver with a Gb/s digitalinterface circuitry', IEEE GaAs-IC-Symp., 1995, p. 234–237.
-
9)
-
A. Thiede ,
M. Berroth ,
V. Hurm ,
U. Nowotny ,
J. Seibel ,
W. Gotzeina ,
M. Sedler ,
B. Raynor ,
K. Köhler ,
P. Hofmann ,
A. Hülsmann ,
G. Kaufel ,
J. Schneider
.
16 × 16 bit parallel multiplier based on 6 k gate array with 0.3µm AlGaAs/GaAs quantum well transistors.
Electron. Lett.
,
11 ,
1005 -
1006
http://iet.metastore.ingenta.com/content/journals/10.1049/el_19970278
Related content
content/journals/10.1049/el_19970278
pub_keyword,iet_inspecKeyword,pub_concept
6
6