Floating gate memory cells fabricated in a standard, low-voltage CMOS process have been evaluated experimentally. A circuit has been proposed which allows target voltages on the floating gate to be established. An application of this circuit is demonstrated in the rapid down-loading of weight sets in a pulse-stream neural network for ‘chip-in-the-loop’ training.
References
-
-
1)
-
A. Thomsen ,
M.A. Brooke
.
A floating-gate MOSFET with tunneling injector fabricated using a standard double-polysilicon CMOS process.
IEEE Electron Device Lett.
,
3 ,
111 -
113
-
2)
-
D.A. Durfee ,
F.S. Shoucair
.
Low programming voltage floating gate analog memory cells in standardVLSI CMOS technology.
Electron. Lett.
,
10 ,
925 -
927
-
3)
-
Cairns, G.: `Learning with analogue VLSI multi-layer perceptrons', 1995, D.Phil., University of Oxford.
-
4)
-
A.F. Murray ,
A. Hamilton ,
D.J. Baxter ,
S. Churcher ,
H.M. Reekie ,
L. Tarassenko
.
Integrated pulse-stream neural networks - Results, issues and pointers.
IEEE Trans. Neural Networks
,
385 -
393
-
5)
-
Lande, T.S., Ranjbar, H., Ismail, M., Berg, Y.: `An analog floating-gate memory in a standard digital technology book', Proc. 5th Int. Conf. Microelectronics for Neural Networks andFuzzy Systems, 1996, IEEE Computer Society PressLausanne, .
-
6)
-
Jackson, G.B.: `Hardware neural systems for applications: A pulsed analog approach', 1996, PhD, University of Edinburgh.
-
7)
-
T.-C. Ong ,
P.K. Ko ,
C. Hu
.
The EEPROM as an analog memory device.
IEEE Trans. Electron Devices
,
9 ,
1840 -
1841
-
8)
-
D.R. Brown ,
S. Collins ,
G.E. Marshall
.
Carrier trapping in inter-polysilicon charge injectors.
Electron. Lett.
,
1 ,
72 -
73
http://iet.metastore.ingenta.com/content/journals/10.1049/el_19970251
Related content
content/journals/10.1049/el_19970251
pub_keyword,iet_inspecKeyword,pub_concept
6
6