The clock line, which is used to shift the addresses in the address pointer circuit of an FIFO, has a large load capacitance and hence large power consumption is required to drive the line. Furthermore, the large load capacitance limits the speed of operation of the FIFO. The authors develop a double-edge-triggered technique for address pointer design. By using the proposed technique, the high-speed FIFO operation can be realised with relatively lower shift clock frequency. The power consumption of the new circuit is significantly reduced due to the reduction of the shifting clock frequency as well as the cumulative load capacitance on shifting clock lines.