Double-edge-triggered address pointer for low-power high-speed FIFO memories

Double-edge-triggered address pointer for low-power high-speed FIFO memories

For access to this article, please select a purchase option:

Buy article PDF
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Your details
Why are you recommending this title?
Select reason:
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

The clock line, which is used to shift the addresses in the address pointer circuit of an FIFO, has a large load capacitance and hence large power consumption is required to drive the line. Furthermore, the large load capacitance limits the speed of operation of the FIFO. The authors develop a double-edge-triggered technique for address pointer design. By using the proposed technique, the high-speed FIFO operation can be realised with relatively lower shift clock frequency. The power consumption of the new circuit is significantly reduced due to the reduction of the shifting clock frequency as well as the cumulative load capacitance on shifting clock lines.


    1. 1)
      • A. Mukherjee . (1986) nMOS and CMOS VLSI systems design.
    2. 2)
      • M. Shoji . (1987) CMOS digital circuit technology.
    3. 3)
      • M. Hashimoto , M. Nomura . A 20-ns 256K×4 FIFO memory. IEEE J. Solid-State Circuits , 2 , 490 - 499
    4. 4)
      • R. Hossain , L.D. Wronski , A. Albicki . Low power design using double edge triggered flip-flop. IEEE Trans. VLSI Syst. , 2 , 261 - 265

Related content

This is a required field
Please enter a valid email address