The authors propose a novel traceback scheme for the implementation of a low power Viterbi decoder. With minor modification of a conventional traceback scheme, the memory access count needed to perform the traceback function can be reduced by a factor of ~5.0–10.0 over the conventional traceback scheme. Experimental results confirm the efficiency of the proposed scheme.
References
-
-
1)
-
Tsui, , Pedram, M., Despain, A.: `Exact and approximate methods for switching activity estimation in sequentiallogic circuits', Proc. 31st DAC, June 1994, p. 18–23.
-
2)
-
`ATSC digital television standard', A/53, 1995.
-
3)
-
Oh ,
Kim ,
Hwang
.
A VLSI architecture of the trellis decoder block for the digital HDTVgrand alliance system.
IEEE Trans. Consum. Electron.
,
3 ,
346 -
356
-
4)
-
J.A. Heller ,
I.M. Jacobs
.
Viterbi decoding for satellite and space communication.
IEEE Trans. Commun. Technol.
,
5 ,
835 -
848
http://iet.metastore.ingenta.com/content/journals/10.1049/el_19961495
Related content
content/journals/10.1049/el_19961495
pub_keyword,iet_inspecKeyword,pub_concept
6
6