A novel low power dual-port CMOS SRAM structure is described. The inherent low power advantage is obtained by using current-mode rather than voltage-mode signal transmission. The design of this new dual-port memory cell and current-mode sense amplifier is based on 0.5 µm, 5 V CMOS logic process technology. HSPICE simulations show that the circuits can operate at high speed even if the supply voltage is reduced to 2 V. The dual-port memory cell is most suitable for the design of FIFO buffers.
References
-
-
1)
-
E. Seevinck ,
P. Beers ,
H. Ontrop
.
Current-mode techniques for high-speed VLSI circuits with application to current sense amplifier for CMOSSRAM's.
IEEE J. Solid-State Circuits
,
4 ,
525 -
536
-
2)
-
B. Chappel ,
S. Schuster ,
G. Sai-Halasz
.
Stability and SER analysis ofstatic RAM cells.
IEEE J. Solid-State Circuits
,
1 ,
383 -
390
-
3)
-
E. Seevinck ,
F. List ,
J. Lohstroh
.
Static-noise margin analysis of MOSSRAM cells.
IEEE J. Solid-State Circuits
,
5 ,
748 -
754
-
4)
-
N. Tan ,
S. Erikson
.
Low-power chip-to-chip communication circuits.
Electron. Lett.
,
21 ,
1732 -
1733
-
5)
-
T.N. Blalock ,
R.C. Jaeger
.
A high-speed clamped bit-line current-mode sense amplifier.
IEEE J. Solid- State Circuits
,
4 ,
542 -
548
-
6)
-
N.H. Weste ,
K. Eshraghian
.
(1985)
Principles of CMOS VLSI design, Asystems perspective.
-
7)
-
B. Prince
.
(1991)
Semiconductor memories, A handbook of design, manufactureand application.
-
8)
-
P.Y. Chee ,
P.C. Liu ,
L. Siek
.
High-speed hybrid current-mode sense amplifier for CMOS SRAMs.
Electron. Lett.
,
9 ,
871 -
873
http://iet.metastore.ingenta.com/content/journals/10.1049/el_19960907
Related content
content/journals/10.1049/el_19960907
pub_keyword,iet_inspecKeyword,pub_concept
6
6