Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

Systolic random number generation for genetic algorithms

Systolic random number generation for genetic algorithms

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

A parallel hardware random number generator for use with a VLSI genetic algorithm (GA) processing device is proposed. The design uses a systolic array of mixed congruential random number generators. The generators are constantly reseeded with the outputs of the proceeding generators to avoid significant biasing of the randomness of the array, which would result in longer times for the algorithm to converge to a solution.

References

    1. 1)
      • Turton, B.C.H., Arslan, T.: `A parallel genetic VLSI architecture for combinatorial real-time applications - disc scheduling', Proc. First IEE/IEEE Int. Conf. Genetic Algorithms in Engineering Systems: Innovations and Applications, 12–14 September 1995, p. 493–498.
    2. 2)
      • D.E. Goldberg . (1989) Genetic algorithms in search, optimisation and machine learning.
    3. 3)
      • P. Graham , B. Nelson . A hardware genetic algorithm for the travelling salesman problem on SPLASH 2. Lect. Notes Comput. Sci. , 957 , 352 - 361
    4. 4)
      • P.D. Hortensius , H.C. Card , R.D. McLeod . Parallel random number generation for VLSI using cellular automata. IEEE Trans. Comput. , 1466 - 1473
    5. 5)
      • H. Chan , P. Mazumder . A systolic architecture for high speed hypergraph partitioning using genetic algorithms. Lect. Notes Comput. Sci. , 956 , 109 - 126
    6. 6)
      • L. Davis . (1991) A handbook of genetic algorithms.
    7. 7)
      • Megson, G. M., Bland, I. M.: `A generic systolic array for genetic algorithms', , Technical report, 1996.
    8. 8)
      • B. Jansson . (1966) Random number generators.
http://iet.metastore.ingenta.com/content/journals/10.1049/el_19960709
Loading

Related content

content/journals/10.1049/el_19960709
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address