Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

Inductance and capacitance analytic formulas for VLSI interconnects

Inductance and capacitance analytic formulas for VLSI interconnects

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Add to cart
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)
Add to cart

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

© IEE
Published

A set of analytical formulas is derived for inductance and capacitance modelling of interconnect wirings in sub-half-micrometre VLSI circuits; they yield accurate estimates of propagation and rise times and of crosstalk noise for a wide range of geometries.

Inspec keywords: inductance; crosstalk; integrated circuit design; VLSI; integrated circuit modelling; capacitance

Other keywords: inductance modelling; propagation time; rise time; interconnect wirings; crosstalk noise; sub-half-micron VLSI circuits; 0.5 micron; capacitance modelling; analytic formulas; VLSI interconnects

Subjects: Semiconductor integrated circuit design, layout, modelling and testing

References

    1. 1)
      • J.-H. Chern , J. Huang , L. Arledge , P.-C. Li , P. Yang . Multilevel metal capacitancemodels for CAD design synthesis systems. IEEE Electron Device Lett. , 1 , 32 - 34
    2. 2)
      • W.H. Chang . The inductance of a superconducting strip transmission line. J. Appl. Phys. , 12 , 8129 - 8134
    3. 3)
      • A.E. Ruehli . Inductance calculations in a complex integrated circuit environment. IBM J. Res. Dev. , 470 - 481
    4. 4)
      • H. Hasegawa , M. Furukawa , Y. Hisayoshi . Properties of microstrip line on Si-SiO2system. IEEE Trans. Microw. Theory Tech. , 11 , 869 - 881
    5. 5)
      • E. Barke . Line-to-ground capacitance calculation for VLSI: a comparison. IEEE Trans. Comput-Aided Des. , 2 , 295 - 298
    6. 6)
      • T. Sakurai . Closed-form expressions for interconnection delay, coupling, andcrosstalk in VLSI's. IEEE Trans. Electron Devices , 1 , 118 - 124
    7. 7)
      • G.S. Samudra , H.L. Lee . A set of analytic formulas for capacitance of VLSIinterconnects of trapezium shape. IEEE Trans. Electron Devices , 8 , 1467 - 1469
http://iet.metastore.ingenta.com/content/journals/10.1049/el_19960689
Loading

Related content

content/journals/10.1049/el_19960689
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
Print this page
This is a required field
Please enter a valid email address