Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

NMOS current-balanced logic

NMOS current-balanced logic

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Add to cart
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)
Add to cart

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

© IEE
Published

A new current-steering logic family is proposed, which is suitable for low noise, mixed mode integrated circuits. The circuits have single-ended inputs and fully differential outputs, the supply current is (ideally) constant during logic transitions, and inherent positive feedback provides fast switching.

Inspec keywords: mixed analogue-digital integrated circuits; circuit feedback; integrated circuit noise; MOS logic circuits

Other keywords: single-ended inputs; fast switching; current-steering logic family; fully differential outputs; low noise mixed mode ICs; positive feedback; NMOS current-balanced logic

Subjects: Mixed analogue-digital circuits; Other MOS integrated circuits; Logic circuits; Logic and switching circuits

References

    1. 1)
      • D. Allstot , S.-W. Chee , S. Kiaei , M. Shrivastawa . Folded source-coupledlogic vs. CMOS static logic for low-noise mixed-signal ICs. IEEE Trans. CircuitsSyst.-I , 9 , 553 - 563
    2. 2)
      • Kiaei, S., Chee, S.-H., Allstot, D.: `CMOS source-coupled logic for mixed-mode VLSI', Proc. Int. Symp. Circ. and Syst., 1990, p. 1608–1611.
    3. 3)
      • S. Maskai , S. Kiaei , D. Allstot . Synthesis techniques for CMOS folded source-coupled logic circuits. IEEE J. Solid-State Circuits , 8 , 1157 - 1167
http://iet.metastore.ingenta.com/content/journals/10.1049/el_19960680
Loading

Related content

content/journals/10.1049/el_19960680
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
Print this page
This is a required field
Please enter a valid email address