A small area, wide dynamic range, four quadrant analogue CMOS multiplier is presented, based on capacitively coupled dual-gate (CCDG) MOSFETs. Models are developed, and the multiplier is simulated with these models. The properties and advantages of the CCDG MOSFET in multipliers are shown, also by comparison with an existing multiplier.
References
-
-
1)
-
R.M. Barsan
.
Subthreshold current of dual-gate MOSFETs.
IEEE Trans.
,
10 ,
1516 -
1521
-
2)
-
N. Saxena ,
J. Clark
.
A four-quadrant CMOS analog multiplier for analog neural networks.
IEEE J. Solid-State Circuits
,
6 ,
746 -
749
-
3)
-
H. Fu ,
J.A. Cooper
.
Steady-state modelling of resistive-gate MOSFETs.
IEEE Trans.
,
7 ,
1263 -
1269
-
4)
-
P. Kinget ,
M.S.J. Steyaert
.
A programmable analog cellular neural network CMOS chip for high speedimage processing.
IEEE J. Solid-State Circuits
,
3 ,
235 -
243
http://iet.metastore.ingenta.com/content/journals/10.1049/el_19960158
Related content
content/journals/10.1049/el_19960158
pub_keyword,iet_inspecKeyword,pub_concept
6
6