Design and evaluation of a novel high speed low power static RAM cell in AlGaAs/GaAs quantum well technology is presented. A current sense amplifier to accompany this cell is also proposed. Simulation results show an access time of 700 ps with standby and active currents of 14 µA/bit and 0.29 mA/bit, respectively. The cell area is found to be comparable to that of the corresponding full DCFL cell.
References
-
-
1)
-
Bratov, V.A., Kraochenko, L.N., Staroselsky, V.I., Suetinov, V.I.: `Various memory elements', USSR, 1164787, IC5 G11 C11/40, 1980, p. 4.
-
2)
-
A. Thiede ,
M. Berroth ,
V. Hurm ,
U. Nowotny ,
J. Seibel ,
W. Gotzeina ,
M. Sedler ,
B. Raynor ,
K. Koehler ,
P. Hofmann ,
A. Huelsmann ,
G. Kaufel ,
J. Schneider
.
16×16 bit parallel multiplier based on 6K gate array with 0.3 µmAlGaAs/GaAs quantum well transistors.
Electron. Lett.
,
11 ,
1005 -
1007
-
3)
-
Staroselsky, V.I., Suetinov, V.I., Bratov, V.A., Timoshenkov, V.P., Rodionov, M.J.: `Sense amplifier utilising FETs', USSR, 1464210, ICI G11 E 7/00, 1989, p. 3.
-
4)
-
Berroth, M.: `IAF design manual, active devices', March 1994, p. 4.1–4.27, Version 3.0.
http://iet.metastore.ingenta.com/content/journals/10.1049/el_19951278
Related content
content/journals/10.1049/el_19951278
pub_keyword,iet_inspecKeyword,pub_concept
6
6