Design and analysis of a low power HEMT SRAM cell

Design and analysis of a low power HEMT SRAM cell

For access to this article, please select a purchase option:

Buy article PDF
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Your details
Why are you recommending this title?
Select reason:
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

Design and evaluation of a novel high speed low power static RAM cell in AlGaAs/GaAs quantum well technology is presented. A current sense amplifier to accompany this cell is also proposed. Simulation results show an access time of 700 ps with standby and active currents of 14 µA/bit and 0.29 mA/bit, respectively. The cell area is found to be comparable to that of the corresponding full DCFL cell.


    1. 1)
      • A. Thiede , M. Berroth , V. Hurm , U. Nowotny , J. Seibel , W. Gotzeina , M. Sedler , B. Raynor , K. Koehler , P. Hofmann , A. Huelsmann , G. Kaufel , J. Schneider . 16×16 bit parallel multiplier based on 6K gate array with 0.3 µmAlGaAs/GaAs quantum well transistors. Electron. Lett. , 11 , 1005 - 1007
    2. 2)
      • Berroth, M.: `IAF design manual, active devices', March 1994, p. 4.1–4.27, Version 3.0.
    3. 3)
      • Bratov, V.A., Kraochenko, L.N., Staroselsky, V.I., Suetinov, V.I.: `Various memory elements', USSR, 1164787, IC5 G11 C11/40, 1980, p. 4.
    4. 4)
      • Staroselsky, V.I., Suetinov, V.I., Bratov, V.A., Timoshenkov, V.P., Rodionov, M.J.: `Sense amplifier utilising FETs', USSR, 1464210, ICI G11 E 7/00, 1989, p. 3.

Related content

This is a required field
Please enter a valid email address