A high speed and scalable ATM switch architecture, the TORUS-switch, is proposed. The switch is an internal speed-up crosspoint switch with cylindrical configuration. The self-bit-synchronisation technique is adopted to achieve high speed cell transmission without requiring high-density implementation technology. Distributed contention control based on the fixed output-precedence scheme is adopted. This control is so simple that the control circuit is achieved with only one gate in each crosspoint. A TORUS-switch is fabricated as an ultrahigh speed crosspoint LSI using the advanced Si-bipolar process. Measured results confirm that the TORUS-switch can be used to realise an expandable terabit-rate ATM switch that is also efficient.
References
-
-
1)
-
Miyaho, N., Hirano, M., Takagi, Y., Shiomoto, K., Takahashi, T.: `An ATM switching architecture for first generation of braodband services', Proc. ISS'92, 1992, p. 285–289.
-
2)
-
Genda, K., Doi, Y., Yamanaka, N.: `An ultra-high-speed ATM switch architecture using data-driven self-bit-synchronizationtechnique suitable for photonic switches', APCC'93, 1993, p. 56–59.
-
3)
-
Eng, K.Y., Pashan, M.A., Martin, G.D., Crue, C.R.: `An ATM cross-connect system for broadband trials and applications', Proc. GLOBECOM'93, 1993, p. 1454–1460.
-
4)
-
Genda, K., Doi, Y., Endo, K., Kawamura, T., Sazaki, S.: `A 160-Gb/s ATM switching system using an internal speed-up crossbar switch', GLOBECOM'94, 1994, p. 123–133.
-
5)
-
T. Sakai ,
S. Konaka ,
Y. Kobayashi ,
M. Suzuki ,
Y. Kawai
.
Gigabit logic bipolar technology: advanced super-self-aligned processtechnology.
Electron. Lett.
,
283 -
284
http://iet.metastore.ingenta.com/content/journals/10.1049/el_19950578
Related content
content/journals/10.1049/el_19950578
pub_keyword,iet_inspecKeyword,pub_concept
6
6