http://iet.metastore.ingenta.com
1887

TORUS-switch: A scalable internal speed-up ATM switch architecture and its 5 Gbit/s switch LSI

TORUS-switch: A scalable internal speed-up ATM switch architecture and its 5 Gbit/s switch LSI

For access to this article, please select a purchase option:

Buy article PDF
$19.95
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

A high speed and scalable ATM switch architecture, the TORUS-switch, is proposed. The switch is an internal speed-up crosspoint switch with cylindrical configuration. The self-bit-synchronisation technique is adopted to achieve high speed cell transmission without requiring high-density implementation technology. Distributed contention control based on the fixed output-precedence scheme is adopted. This control is so simple that the control circuit is achieved with only one gate in each crosspoint. A TORUS-switch is fabricated as an ultrahigh speed crosspoint LSI using the advanced Si-bipolar process. Measured results confirm that the TORUS-switch can be used to realise an expandable terabit-rate ATM switch that is also efficient.

References

    1. 1)
      • Miyaho, N., Hirano, M., Takagi, Y., Shiomoto, K., Takahashi, T.: `An ATM switching architecture for first generation of braodband services', Proc. ISS'92, 1992, p. 285–289.
    2. 2)
      • Eng, K.Y., Pashan, M.A., Martin, G.D., Crue, C.R.: `An ATM cross-connect system for broadband trials and applications', Proc. GLOBECOM'93, 1993, p. 1454–1460.
    3. 3)
      • Genda, K., Doi, Y., Endo, K., Kawamura, T., Sazaki, S.: `A 160-Gb/s ATM switching system using an internal speed-up crossbar switch', GLOBECOM'94, 1994, p. 123–133.
    4. 4)
      • Genda, K., Doi, Y., Yamanaka, N.: `An ultra-high-speed ATM switch architecture using data-driven self-bit-synchronizationtechnique suitable for photonic switches', APCC'93, 1993, p. 56–59.
    5. 5)
      • T. Sakai , S. Konaka , Y. Kobayashi , M. Suzuki , Y. Kawai . Gigabit logic bipolar technology: advanced super-self-aligned processtechnology. Electron. Lett. , 283 - 284
http://iet.metastore.ingenta.com/content/journals/10.1049/el_19950578
Loading

Related content

content/journals/10.1049/el_19950578
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address