Look-ahead circuit for CSD-code carry determination

Access Full Text

Look-ahead circuit for CSD-code carry determination

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

Although CSD coding allows for a minimal quasiternary representation of any binary number, this code has been used in a small number of applications. Surely this is connected with the fact that this code can be generated only recursively from the least-significant to the most-significant bit. As a consequence of this disadvantage, in most applications the nonminimal modified Booth recoding is preferred, because it can be generated in parallel. The Letter introduces a look-ahead method speeding up the generation of the CSD code. By using the CSD code instead of any other quasiternary code, reduced hardware expenditure and reduced power dissipation can be expected due to the minimal number of covered digits.

Inspec keywords: encoding; carry logic; CMOS logic circuits

Other keywords: CSD code generation; quasiternary code; look-ahead circuit; CSD-code carry determination; digital arithmetic; CMOS implementation

Subjects: Digital arithmetic methods; Logic and switching circuits; Codes; CMOS integrated circuits; Logic circuits

References

    1. 1)
      • K. Hwang . (1979) Computer arithmetic.
    2. 2)
      • L. Glasser , D. Dobberpuhl . (1985) The design and analysis of VLSI circuits.
    3. 3)
      • E. Lüder . Linear digital signal processing with coefficients represented by sumsof products. Arch. Elektron. Übertrag.tech. , 4 , 229 - 232
    4. 4)
      • P.R. Moon , G.O. Martens . A digital filter structure requiring only m-bit delays, shifters, inverters,and m-bit adders plus simple logic circuitry. IEEE Trans. , 10 , 901 - 908
    5. 5)
      • Hentschke, S., Herrfeld, A., Reifschneider, N., Förster, D., Heinemann, M., Wicke, R.: `A flexible repetitive CSD code filter processing unit in CMOS', Proc. 7th Annual IEEE Int. ASIC Conf. and Exhibit., 1994, p. 261–264.
    6. 6)
      • G.W. Reitwiesner . (1960) Binary arithmetic, Advances in computers.
    7. 7)
      • H. Samueli . An improved search algorithm for the design of multiplierless FIR filterswith powers-of-two coefficients. IEEE Trans. , 7 , 1044 - 1047
    8. 8)
      • C.K. Koc , S. Johnson . Multiplication of signed-digit numbers. Electron. Lett. , 11 , 840 - 841
http://iet.metastore.ingenta.com/content/journals/10.1049/el_19950334
Loading

Related content

content/journals/10.1049/el_19950334
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading