Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

Low voltage CMOS four-quadrant multiplier

Low voltage CMOS four-quadrant multiplier

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

A new low voltage CMOS four-quadrant multiplier is presented. Simulation results show that, for a power supply of ±1.5 V the differential linear range is over ±0.8V with the linearity error less than 2%. The total harmonic distortion is less than 1% with the input range up to ±0.6 V. The simulated –3 dB bandwidth of this multiplier is about 12 MHz. The proposed circuit is expected to be useful in low-voltage analogue signal processing applications.

References

    1. 1)
      • Ramirez-Angulo, J.: `Highly linear four-quadrant analog BiCMOS multiplier for ±1.5 Vsupply operation', Proc. IEEE Int. Symp. Circuits and Systems, 1993, p. 1467–1470.
    2. 2)
      • K. Kimura . A bipolar four-quadrant analog quarter-square multiplier consisting ofunbalanced emitter-coupledpairs and expansions of its input ranges. IEEE J. Solid-State Circ. , 46 - 55
    3. 3)
      • Y.P. Tsividis . (1987) Operation and modelling of the MOS transistor.
    4. 4)
      • S.I. Liu , Y.S. Hwang . CMOS four-quadrant multiplier using bias-offset crosscoupled pairs. Electron. Lett. , 1737 - 1738
    5. 5)
      • S.C. Qin , R.L. Geiger . A ±5 V CMOS analog multiplier. IEEE J. Solid-State Circ. , 1143 - 1146
    6. 6)
      • S.I. Liu , Y.S. Hwang . CMOS four-quadrant multiplier using bias feedback techniques. IEEE J. Solid-State Circ. , 750 - 752
    7. 7)
      • S.I. Liu , C.C. Chang . CMOS subthreshold four-quadrant multiplier based on unbalanced sourced-coupledpairs. Int. J. Electron.
    8. 8)
      • A.L. Coban , P.E. Allen . Low-voltage four-quadrant analogue CMOS multiplier. Electron. Lett. , 1044 - 1045
    9. 9)
      • J. Pena-Finol , J.A. Connelly . A MOS four-quadrant analog multiplier using the quarter-square technique. IEEE J. Solid-State Circ. , 1064 - 1073
    10. 10)
      • T.L. Viswanathan . CMOS transconductance element. Proc. IEEE , 222 - 224
http://iet.metastore.ingenta.com/content/journals/10.1049/el_19941427
Loading

Related content

content/journals/10.1049/el_19941427
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address