Voltage contrast was applied to the potential mapping of semiconducting ceramics. It was shown that electrical barriers are located at grain boundaries. Barrier heights were measured quantitatively in the voltage probing mode with a spacing limit of 2 µm and a 20 mV precision. From these data, it can be concluded that eddy currents are trapped essentially within each grain.