Commercial realisations of analogue Viterbi decoders are available for magnetic read channels. However, these implementations are restricted to a particular coding scheme. The authors present a general approach to the implementation of analogue Viterbi decoders having arbitrary coding schemes. The proposed method exploits the ability of simple analogue circuits to perform the required mathematical functions. Simulation results are presented for a 0.8 µm BiCMOS process.
References
-
-
1)
-
Yamasaki, R.G., Pan, T., Palmer, M., Browning, D.: `A 72 Mb/S PRML disk-drive channel chip with an analog sampled-data signalprocessor', IEEE Int. Solid-State Circ. Conf., 1994, p. 278–279.
-
2)
-
Shakiba, M.H., Johns, D.A., Martin, K.W.: `Analog implementation of class-IV partial-response Viterbi detector', IEEE Int. Symp. Circ. and Sys., 1994, p. 4.91–4.94.
-
3)
-
T.W. Matthews ,
R.R. Spencer
.
An integrated analog CMOS Viterbi detector for digital magnetic recording.
IEEE J. Solid-State Circuits
,
12 ,
1294 -
1302
-
4)
-
G.D. Forney
.
The Viterbi algorithm.
Proc. IEEE
,
3 ,
268 -
278
-
5)
-
H.K. Thapar ,
A.M. Patel
.
A class of partial response systems for increasing storage density inmagnetic recording.
IEEE Trans.
,
5
-
6)
-
Cheubini, G., Olcer, S., Ungerboeck, G.: `A quaternary partial-response class-IV system for 25 Mbit/s data transmissionoverunshielded twisted-pair cable', IEEE Int. Conf. Commun., 1993, p. 1814–1819.
http://iet.metastore.ingenta.com/content/journals/10.1049/el_19941265
Related content
content/journals/10.1049/el_19941265
pub_keyword,iet_inspecKeyword,pub_concept
6
6