The authors have developed a Josephson 4 Kbit RAM with vortex transitional memory cells and resistor coupled drivers. The RAM is fabricated by 1.5 µm Nb technology with approximately 21000 Nb/AlOx/Nb Josephson junctions. 380 ps access time, 98.6% bit yield, and 9.5 mW power dissipation have been experimentally obtained in the 4 Kbit RAM chip.
References
-
-
1)
-
S. Nagasawa ,
Y. Wada ,
M. Hidaka ,
H. Tsuge ,
I. Ishida ,
S. Tahara
.
570 ps 13 mW Josephson 1-Kbit NDRO RAM.
IEEE J. Solid-State Circuits
,
1363 -
1371
-
2)
-
S. Tahara ,
I. Ishida ,
Y. Ajisawa ,
Y. Wada
.
Experimental vortex transitional nondestructive read-out Josephson memorycell.
J. Appl. Phys.
,
851 -
856
-
3)
-
I. Kurosawa ,
H. Nakagawa ,
S. Kousaka ,
M. Aoyagi ,
S. Takada
.
A 1-Kbit Josephson random access memory using variable threshold cells.
IEEE J. Solid-State Circuits
,
1034 -
1040
-
4)
-
S. Tahara ,
I. Ishida ,
S. Nagasawa ,
M. Hidaka ,
H. Tsuge ,
Y. Wada
.
4-Kbit Josephson nondestructive read-out RAM operated at 580psec and6.7mW.
IEEE Trans.
,
2626 -
2633
-
5)
-
H. Suzuki ,
N. Fujimaki ,
H. Tamura ,
T. Imamura ,
S. Hasuo
.
A 4K Josephson memory.
IEEE Trans.
,
783 -
788
-
6)
-
Nagasawa, S., Hashimoto, Y., Tsuchida, S., Numata, H., Tahara, S.: `Resistor-coupled Josephson polarity-convertible driver', Proc. 1993 IEICE Fall Conf., 1993, p. 5–171, in Japanese.
-
7)
-
P.F. Yuh
.
A 2-Kbit superconducting memory chip.
IEEE Trans. Appl. Superconductivity
,
3013 -
3021
-
8)
-
Numata, H., Nagasawa, S., Tahara, S.: `Fabrication process for sub-micron Josephson junctions', Extended Abstracts of ISEC'93, 1993, p. 280–281.
http://iet.metastore.ingenta.com/content/journals/10.1049/el_19940535
Related content
content/journals/10.1049/el_19940535
pub_keyword,iet_inspecKeyword,pub_concept
6
6