Scheduling cells in an input-queued switch

Access Full Text

Scheduling cells in an input-queued switch

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Add to cart
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)
Add to cart

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

© The Institution of Electrical Engineers
Published

The authors present two algorithms, IRRM and SLIP-IRRM, for scheduling cells in an input-queued cell switch. Both algorithms exhibit asymptotically 100% use factor under high load, SLIP-IRRM within a single iteration.

Inspec keywords: telecommunication traffic; switching theory; iterative methods; asynchronous transfer mode; queueing theory; scheduling

Other keywords: input-queued switch; SLIP-IRRM algorithm; IRRM algorithm; iterative round robin matching; input-queued cell switch; ATM

Subjects: Queueing systems; Communication switching

References

    1. 1)
      • H. Obara . Optimum architecture for input queueing ATM switches. Electron. Lett. , 555 - 557
    2. 2)
      • Karol, M., Eng, K., Obara, H.: `Improving the performance of input-queued ATM packet switches', INFOCOM '92, 1992, p. 110–115.
    3. 3)
      • Anderson, T., Owicki, S., Saxe, J., Thacker, C.: `High speed switch scheduling for local area networks', Proc. Fifth Int. Conf. on Architectural Support for Programming Languages and Operating Systems, October 1992, p. 98–110.
    4. 4)
      • M. Karol , M. Hluchyj , S. Morgan . Input versus output queueing on a space division switch. IEEE Trans. , 12 , 1347 - 1356
    5. 5)
      • H. Obara . An efficient contention resolution algorithm for input queueing ATM switches. Int. J. Digital & Analog Cabled Systems , 4 , 261 - 267
    6. 6)
      • H. Obara , S. Okamoto , Y. Hamazumi . Input and output queueing ATM switch architecture with spatial and temporal reservation control. Electron. Lett. , 22 - 24
http://iet.metastore.ingenta.com/content/journals/10.1049/el_19931459
Loading

Related content

content/journals/10.1049/el_19931459
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading