© The Institution of Electrical Engineers
It is shown that by using a complementary circuit topology, electronically variable gain in combination with a gain insensitive phase shift can be achieved. A cascadable CMOS current gain cell based on this concept is proposed, together with a linearisation technique for this circuit
References
-
-
1)
-
Z. Wang
.
Two CMOS large current-gain cells with linearly variable gain and constant bandwidth.
IEEE Trans. I: Fundamental Theory and Applications
,
12 ,
1021 -
1024
-
2)
-
E.A.M. Klumperink ,
E. Seevinck
.
MOS current gain cells with electronically variable gain and constant bandwidth.
IEEE J. Solid-State Circuits
,
5 ,
1465 -
1467
-
3)
-
H. Wallinga ,
K. Bult
.
Design and analysis of CMOS analog signal processing circuits by means of a graphical MOST model.
IEEE J. Solid-State Circuits
,
3 ,
672 -
280
-
4)
-
van Mullem, C.J., van Dam, F.W.A., Fluitman, J.H.J., Wallinga, H.: `Towards a micromachined silicon integrated resonator', Proc. 7th Int. Conf. on Solid-State Sensors and Actuators, 7–10 June 1993, Yokohama, Japan, p. 787–7990.
-
5)
-
E.A.M. Klumperink ,
H.J. Janssen
.
Complementary CMOS current gain cell.
Electron. Lett.
,
1 ,
38 -
39
-
6)
-
W.J. Adams ,
J. Ramirez-Angulo
.
Extended transconductance adjustment/linearisation technique.
Electron. Lett.
,
10 ,
842 -
844
http://iet.metastore.ingenta.com/content/journals/10.1049/el_19931353
Related content
content/journals/10.1049/el_19931353
pub_keyword,iet_inspecKeyword,pub_concept
6
6