© The Institution of Electrical Engineers
Although generally used in parallel multipliers, Booth encoding is shown to be obsolete due to the improvements in bit compression trees. It was found that a single row of 4:2 compressors reduces the number of partial products to one half, which is the essential function of the Booth encoding technique. With a single row of 4:2 compressors this reduction is achieved in less time and with fewer gates used.
References
-
-
1)
-
A.D. Booth
.
A signed binary multiplication technique.
Quarterly J. Mechan. Appl. Math.
-
2)
-
O.L. Macsorley
.
High speed arithmetic in binary computers.
Proc. IRE
,
1
-
3)
-
A. Weinberger
.
4:2 carry-save adder module.
IBM Tech. Disclosure Bulletin
-
4)
-
Soulas, T., Villeoer, D., Oklobdzija, V.G.: `An ASIC multiplier for complex numbers', Proc. EURO-ASIC-93, 22–25 February 1993, Paris, France.
-
5)
-
J. Mori
.
A 10ns 54 × 54-b parallel structured full array multiplier with 0.5-u CMOS technology.
IEEE J. Solid State Circuits
,
4
http://iet.metastore.ingenta.com/content/journals/10.1049/el_19931345
Related content
content/journals/10.1049/el_19931345
pub_keyword,iet_inspecKeyword,pub_concept
6
6