© The Institution of Electrical Engineers
A technique for minimising clock skew in VLSI chips and multichip modules is proposed. A phase-locked loop is used to tune the delay of the clock interconnects. Negative, zero and positive delays can be achieved. This allows for clock synchronisation between individual modules with locally optimised clock distribution to minimise global clock-skew.
References
-
-
1)
-
D.F. Wann ,
M.A. Franklin
.
Asynchronous and clocked control structures for VLSI based interconnection networks.
IEEE Trans.
,
284 -
293
-
2)
-
H.B. Bakoglu
.
(1990)
, Circuits, interconnections and packaging for VLSI.
-
3)
-
E.G. Friedman ,
S. Powell
.
Design and analysis of a hierarchial clock distribution system for synchronous standard cell/macrocell VLSI.
IEEE J. Solid State Circuits
,
2 ,
240 -
246
-
4)
-
Horowitz, M.: `Clocking strategies in high performance processors', Symp. on VLSI Circuits, 1992.
http://iet.metastore.ingenta.com/content/journals/10.1049/el_19931206
Related content
content/journals/10.1049/el_19931206
pub_keyword,iet_inspecKeyword,pub_concept
6
6