© The Institution of Electrical Engineers
A new simple analytical model for evaluating the programmed window of FLOTOX EEPROM cells at design level, for given programming waveforms and memory cell geometry, is proposed. The model enables optimisation of the memory cell geometry with respect to programmed window amplitude to be easily conducted, as well as correct selection of the programming conditions.
References
-
-
1)
-
R. Bez ,
D. Cantarelli ,
P. Cappelletti
.
Experimental transient analysis of the tunnel current in EEPROM cells.
IEEE Trans.
,
1081 -
1086
-
2)
-
C. Papadas ,
G. Ghibaudo ,
G. Pananakakis ,
C. Riva ,
P. Ghezzi
.
Model for programming window degradation in FLOTOX EEPROM cells.
IEEE Electron Device Lett.
,
89 -
91
-
3)
-
A. Bhattacharyya
.
Modelling of write/erase and charge retention of floating gate EEPROM device.
Solid State Electron.
,
899 -
906
-
4)
-
Gigon, F.: `Compact SPICE model of EEPROM memory cell for writing/erasing/read operation', Proc. of ESSDERC '91, 1991, Montreux, Switzerland, 15, Microelectronic Engineering, p. 629–632.
http://iet.metastore.ingenta.com/content/journals/10.1049/el_19930080
Related content
content/journals/10.1049/el_19930080
pub_keyword,iet_inspecKeyword,pub_concept
6
6