© The Institution of Electrical Engineers
A data output buffer for CMOS integrated memories is presented. Output presetting techniques together with a suitable driving of the final transistors are used. The switching noise on supply lines is minimised while high operation speed is preserved. A buffer for a 0.8 μm EPROM process has been designed using the proposed approach.
References
-
-
1)
-
Gabara, T.J.: `Ground bounce and reduction techniques', Proc. 4th Annual IEEE Int. ASIC Conf. and Exhibit, 1991, p. T13-2.1–T13-2.2.
-
2)
-
S.T. Chu ,
J. Dikken ,
C.D. Hartgring ,
F.J. List ,
J.G. Raemaekers ,
S.A. Bell ,
B. Walsh ,
R.H.W. Salters
.
A 25-ns low-power full-CMOS 1-Mbit (128K × 8) SRAM.
IEEE J. Solid-State Circuits
,
1078 -
1084
-
3)
-
A.J. Rainal
.
Computing inductive noise of chip packages.
AT&T Bell Lab. Tech. J.
,
177 -
195
-
4)
-
Maloberti, F., Torelli, G.: `On the design of CMOS digital output drivers with controlled ', Proc. 1991 IEEE Int. Symp. Circuits and Systems, 1991, p. 2236–2239.
-
5)
-
H. Okuyama ,
T. Nakano ,
S. Nishida ,
E. Aono ,
H. Satoh ,
S. Aruta
.
A 7-ns 32K × 8 CMOS SRAM.
IEEE J. Solid-State Circuits
,
1054 -
1059
-
6)
-
W.C.H. Gubbels ,
C.D. Hartgring ,
R.H.W. Salters ,
J.A.M. Lammerts ,
M.J. Tooher ,
P.F.P.C. Hens ,
J.J.J. Basgiaens ,
J.M.F. van Dijk ,
M.A. Sprokel
.
A 40-ns/100 pf low-power full-CMOS 256K (32K × 8) SRAM.
IEEE J. Solid-State Circuits
,
741 -
747
-
7)
-
R. Senthinathan ,
J.L. Prince
.
Simultaneous switching ground noise calculation for packaged CMOS devices.
IEEE J. Solid-State Circuits
,
1724 -
1728
-
8)
-
F. Miyaji ,
Y. Matsuyama ,
Y. Kanaishi ,
K. Senoh ,
T. Emori ,
Y. Hagiwara
.
A 25-ns 4-Mbit CMOS SRAM with dynamic bitline loads.
IEEE J. Solid-State Circuits
,
1213 -
1218
http://iet.metastore.ingenta.com/content/journals/10.1049/el_19921247
Related content
content/journals/10.1049/el_19921247
pub_keyword,iet_inspecKeyword,pub_concept
6
6