Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

Current-mode multivalued dynamic MOS memory with error correction

Current-mode multivalued dynamic MOS memory with error correction

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Add to cart
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)
Add to cart

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

© The Institution of Electrical Engineers
Published

A dynamic current-mode multiple valued memory is proposed, which is based on current copier and single slope A/D techniques. An error correction technique can also be used to increase noise margins of the stored values by storing and comparing the LSBs of the binary representation during each refresh cycle.

Inspec keywords: MOS integrated circuits; integrated memory circuits; error correction

Other keywords: current-mode; multivalued dynamic MOS memory; multiple valued memory; error correction; current copier; single slope A/D techniques; refresh cycle

Subjects: Semiconductor storage; Memory circuits; Other MOS integrated circuits

References

    1. 1)
      • M. Horiguchi , M. Aoki , Y. Nakagome , S. Ikenaga , K. Shimohigashi . An experimental large-capacity semiconductor file memory using 16-levels/cell storage. IEEE J. Solid State Circuits , 1 , 27 - 33
    2. 2)
      • E.K.F. Lee , P.G. Gulak . Error correction technique for multivalued MOS memory. Electron. Lett. , 15 , 1321 - 1323
    3. 3)
      • Current, K.W., Hurlston, M.E.: `A bi-directional currentmode CMOS multiple valued logic memory circuit', Proc. Int. Symp. on Multiple Valued Logic, May 1991, p. 196–202.
    4. 4)
      • D.B. Schwartz , R.E. Howard , W.E. Hubbard . A programmable analog neural network chip. IEEE J. Solid State Circuits , 2 , 313 - 319
    5. 5)
      • E.K.F. Lee , P.G. Gulak . A CMOS field programmable analog array. IEEE J. Solid State Circuits , 12 , 1860 - 1867
    6. 6)
      • E.A. Vittoz , G. Wegmann . (1990) Dynamic current mirrors, Analogue IC design: the current-mode approach.
http://iet.metastore.ingenta.com/content/journals/10.1049/el_19920676
Loading

Related content

content/journals/10.1049/el_19920676
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
Print this page
This is a required field
Please enter a valid email address