Simple binary random number generator
Simple binary random number generator
- Author(s): M.J. Bellido ; A.J. Acosta ; M. Valencia ; A. Barriga ; J.L. Huertas
- DOI: 10.1049/el:19920389
For access to this article, please select a purchase option:
Buy article PDF
Buy Knowledge Pack
IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.
Thank you
Your recommendation has been sent to your librarian.
- Author(s): M.J. Bellido 1 ; A.J. Acosta 1 ; M. Valencia 1 ; A. Barriga 1 ; J.L. Huertas 1
-
-
View affiliations
-
Affiliations:
1: Dpto. de Diseño de Circuitos Analógicos, Centro National de Microelectronica, Sevilla, Spain
-
Affiliations:
1: Dpto. de Diseño de Circuitos Analógicos, Centro National de Microelectronica, Sevilla, Spain
- Source:
Volume 28, Issue 7,
26 March 1992,
p.
617 – 618
DOI: 10.1049/el:19920389 , Print ISSN 0013-5194, Online ISSN 1350-911X
A random number generator based on forcing metastable operation in a CMOS latch is presented. Sequences produced by this generator have passed standard tests, exhibiting a reasonable random behaviour.
Inspec keywords: CMOS integrated circuits; binary sequences; integrated logic circuits; random number generation
Other keywords:
Subjects: Digital arithmetic methods; CMOS integrated circuits; Logic circuits
References
-
-
1)
- P.D. Hortensius , R.D. McLeod , H.C. Card . Parallel random number generation for VLSI systems using cellular automata. IEEE Trans. , 10 , 1466 - 1472
-
2)
- P.D. Hortensius , R.D. McLeod , W. Pries , M. Miller , H.C. Card . Cellular automata-based pseudorandom number generators for built-in self-test. IEEE Trans. , 8 , 842 - 849
-
3)
- A. Rodríguez-vàquez , M. Delgado , S. Espejo , J.L. Huertas . Switched-capacitor broadband noise generator for CMOS VLSI. Electron. Lett. , 21 , 1913 - 1915
-
4)
- F. Rosemberg , T.J. Chaney . Flip-flop resolving time test circuit. IEEE J. Solid-State Circuits , 4 , 731 - 738
-
5)
- P. Salides , T.A. York , A. Thanailakis . Pseudorandom number generators for VLSI systems based on linear cellular automata. IEE Proc. E , 4 , 241 - 249
-
1)
Related content
