http://iet.metastore.ingenta.com
1887

30 Gbit/s multiplexer and demultiplexer ICs in silicon bipolar technology

30 Gbit/s multiplexer and demultiplexer ICs in silicon bipolar technology

For access to this article, please select a purchase option:

Buy article PDF
$19.95
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

A 2:1 multiplexer and a 1:2 demultiplexer IC fabricated in a 0.8 μm silicon bipolar technology were operated up to 30 Gbit/s. The increase in speed compared to former measurements is obtained by improving the mounting technique and the measuring setup and by increasing the clock voltage swing. This is the highest data rate reported for any monolithic integrated circuit in any semiconductor technology.

References

    1. 1)
      • H. Ichino , Y. Yamauchi , T. Nittono , K. Nagata , O. Nakajima . 28 Gbit/s selector IC using AIGaAs/GaAs HBTs. Electron. Lett. , 636 - 637
    2. 2)
      • K. Runge , J.L. Gimlett , R.B. Nubling , K.C. Wang , M.F. Chang , R.L. Pierson , P.M. Asbeck . 27 Gbit/s AlGaAs/GaAs HBT 1:2 regenerating demultiplexer IC. Electron. Lett. , 25 , 2389 - 2391
    3. 3)
      • J. Hauenschild , H.-M. Rein , W. Mcfarland , D. Pettengill . Demonstration of retiming capability of a silicon bipolar time division multiplexer operating up to 24 Gbit/s. Electron. Lett. , 978 - 979
    4. 4)
      • J. Hauenschild , H.-M Rein , W. Mcfarland , D. Pettengill . 24 Gbit/s regenerating demultiplexer IC in silicon bipolar technology. Electron. Lett. , 502 - 503
    5. 5)
      • J. Hauenschild , H.-M. Rein , W. Mcfarland , J. Doernberg , D. Pettengill . 20 Gbit/s time-division multiplexer IC in silicon bipolar technology. Electron. Lett. , 1824 - 1825
    6. 6)
      • Felder, A., Weger, P., Bertagnolli, E., Hauenschild, J., Rein, H.-M.: `A Si-bipolar 23 Gbit/s multiplexer and a 15 GHz 2:1 static frequency divider', Proc. IEEE Bipolar Circuits and Technology Meeting, 1991, Minneapolis, p. 31–34.
    7. 7)
      • J. Hauenschild , E. Bertagnolli , A. Felder , H.-M. Rein , H. Klose , L. Schmidt , L. Treitinger , P. Weger . Silicon bipolar chip-set with maximum data rates from 10 to 23 Gbit/s for optical communications. Electron. Lett. , 25 , 2383 - 2385
    8. 8)
      • H.-M. Rein , J. Hauenschild , W. Mcfarland , D. Pettengill . 23Gbit/s Si bipolar decision circuit consisting of 24 Gbit/s MUX and DEMUX ICs. Electron. Lett. , 974 - 975
http://iet.metastore.ingenta.com/content/journals/10.1049/el_19920060
Loading

Related content

content/journals/10.1049/el_19920060
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address