http://iet.metastore.ingenta.com
1887

Optimum multistage multirate switched capacitor architectures for highly selective interface filtering

Optimum multistage multirate switched capacitor architectures for highly selective interface filtering

For access to this article, please select a purchase option:

Buy article PDF
$19.95
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

Based on the cascade of switched capacitor decimating sections, with optimum implementation and operating with multiple clock rates, a new design methodology is proposed for implementing highly selective filtering functions for analogue-digital interface systems. When compared with more traditional designs, the proposed solution demonstrates remarkable savings both with respect to the capacitance spread and total capacitor area, and the speed at which the operational amplifiers have to operate. Both attributes are paramount for applications where chip size and power consumption are at premium.

References

    1. 1)
      • R. Gregorian . Switched-capacitor filter design using cascaded sections. IEEE Trans. , 6 , 515 - 521
    2. 2)
      • Martins, R.P., Franca, J.E.: `Multistage switched-capacitor bandpass decimator for a voiceband analogue interface system', BT Contract No. 598589, CEAUTL, Research Report for British Telecom, .
    3. 3)
      • P. Fleischer , K. Laker . A family of active switched-capacitor biquad building blocks. Bell Syst. Tech. J. , 2235 - 2269
    4. 4)
      • C. Xuexiang , E. Sinencio , R. Geiger . Pole-zero pairing strategies for cascaded switched-capacitor filters. IEE Proc. G , 4 , 199 - 204
    5. 5)
      • P. Fleischer , K. Laker . An NMOS analog building blocks for telecommunication applications. IEEE Trans. , 6 , 552 - 558
    6. 6)
      • J.E. Franca , R.P. Martins . IIR switched-capacitor decimator building blocks with optimum implementation. IEEE Trans. , 1 , 81 - 90
    7. 7)
      • R.E. Crochiere , L.R. Rabiner . (1983) , Multirate digital signal processing.
http://iet.metastore.ingenta.com/content/journals/10.1049/el_19920045
Loading

Related content

content/journals/10.1049/el_19920045
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address