For access to this article, please select a purchase option:
IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.
Your recommendation has been sent to your librarian.
A new associative memory cell is described and analysed using SPICE3d1. The CMOS cell uses current summation to compute, in parallel, Hamming distances between the search key and each word in the memory. For 32 bit words, SPICE simulations of a 2μm process show a delay of 4ns/bit for Hamming distances less than three.
Inspec keywords: circuit analysis computing; CMOS integrated circuits; content-addressable storage; integrated memory circuits; parallel processing
Other keywords:
Subjects: Electronic engineering computing; Memory circuits; Semiconductor storage; Multiprocessing systems; CMOS integrated circuits; Computer-aided circuit analysis and design