© The Institution of Electrical Engineers
An error correction technique is proposed to increase the noise margin of a multivalued MOS memory. The stored voltage information is first converted to a binary representation. The noise margin of the store voltage is then increased by storing and comparing the least significant bits of the binary representation.
References
-
-
1)
-
Lee, E., Gulak, G.: `A CMOS field programmable analog array', IEEE ISSCC Dig. of Technical Papers, 1991, p. 186–187.
-
2)
-
B. Hochet
.
Multivalued MOS memory for variable-synapse neural networks.
Electron. Lett.
,
10 ,
669 -
670
-
3)
-
D.B. Schwartz ,
R.E. Howard ,
W.E. Hubbard
.
A programmable analog neural network chip.
IEEE J. Solid State Circuits
,
2 ,
313 -
319
-
4)
-
B. Hochet ,
V. Peiris ,
S. Abdo ,
M.J. Declercq
.
Implementation of a learning Kohonen neuron based on a new multilevel storage technique.
IEEE J. Solid State Circuits
,
3 ,
262 -
267
http://iet.metastore.ingenta.com/content/journals/10.1049/el_19910831
Related content
content/journals/10.1049/el_19910831
pub_keyword,iet_inspecKeyword,pub_concept
6
6