Error correction technique for multivalued MOS memory

Error correction technique for multivalued MOS memory

For access to this article, please select a purchase option:

Buy article PDF
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Your details
Why are you recommending this title?
Select reason:
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

An error correction technique is proposed to increase the noise margin of a multivalued MOS memory. The stored voltage information is first converted to a binary representation. The noise margin of the store voltage is then increased by storing and comparing the least significant bits of the binary representation.


    1. 1)
      • D.B. Schwartz , R.E. Howard , W.E. Hubbard . A programmable analog neural network chip. IEEE J. Solid State Circuits , 2 , 313 - 319
    2. 2)
      • Lee, E., Gulak, G.: `A CMOS field programmable analog array', IEEE ISSCC Dig. of Technical Papers, 1991, p. 186–187.
    3. 3)
      • B. Hochet . Multivalued MOS memory for variable-synapse neural networks. Electron. Lett. , 10 , 669 - 670
    4. 4)
      • B. Hochet , V. Peiris , S. Abdo , M.J. Declercq . Implementation of a learning Kohonen neuron based on a new multilevel storage technique. IEEE J. Solid State Circuits , 3 , 262 - 267

Related content

This is a required field
Please enter a valid email address