For access to this article, please select a purchase option:
IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.
Your recommendation has been sent to your librarian.
A linear time complexity algorithm to test RAMs is presented. The algorithm requires only 7n read/write operations and provides an extensive fault coverage. The main advantage of the proposed scheme is that a small test time can be achieved.
Inspec keywords: integrated memory circuits; integrated circuit testing; random-access storage
Other keywords:
Subjects: Manufacturing processes; Production facilities and engineering; Memory circuits; Semiconductor storage; Semiconductor integrated circuits; Testing