Waiting time jitter results for a reduced complexity SONET interface circuit

Access Full Text

Waiting time jitter results for a reduced complexity SONET interface circuit

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Add to cart
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)
Add to cart

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

© The Institution of Electrical Engineers
Published

An alternative stuff threshold modulation (STM) synchroniser implementation for SONET interfaces is described. Experimental waiting time jitter measurements are reported for DS-1 which verify the feasibility of the modified design in terms of maintaining jitter generation requirements. This implementation involves less circuit complexity than conventional STM synchronisers and is applicable to all interface designs requiring STM.

Inspec keywords: optical links; telecommunication networks; optical modulation; synchronisation

Other keywords: stuff threshold modulation; jitter generation; waiting time jitter measurements; circuit complexity; DS-1; interface designs; reduced complexity SONET interface circuit; synchroniser implementation

Subjects: Optical communication

References

    1. 1)
      • : `CCITT Recommendation G.707: ‘Synchronous digital hierarchy bit rates’', Study Group XVIII Plenary Assembly, November 1988, Melbourne.
    2. 2)
      • Moore, T.E.: `Jitter analysis of asynchronous payload mappings', T1X1.4/86-447, ECSA Contribution, November 1986.
    3. 3)
      • R.G. Kusyx , T.E. Moore , W.A. Krzymien . Spectral analysis of waiting time jitter in the presence of stuff threshold modulation. Electron. Lett. , 8 , 526 - 528
    4. 4)
      • : `CCITT Recommendation G.709: ‘Synchronous multiplexing structure’', Study Group XVII Plenary Assembly, November 1988, Melbourne.
    5. 5)
      • D.L. Duttweiler . Waiting time jitter. Bell Syst. Tech. J. , 165 - 207
    6. 6)
      • : `CCITT Recommendation G.708: ‘Network node interface for the synchronous digital hierarchy’', Study Group XVIII Plenary Assembly, November 1988, Melbourne.
    7. 7)
      • CCITT Recommendation G.824: ‘The control of jitter and wander within digital networks which are based on the 1,544kb/s hierarchy’. AP IX-150.
    8. 8)
      • Grover, W.D., Moore, T.E., Mceachern, J.A.: `Waiting time jitter reduction by synchronizer stuff threshold modulation', Proc. IEEE GLOBECOM '87, November 1987, 1, p. 514–518.
    9. 9)
      • `American National Standard for Telecommunications: ‘Digital hierarchy—optical interface rates and formats specifications’', ANSI Document T1.105-1988, September 1988.
http://iet.metastore.ingenta.com/content/journals/10.1049/el_19901211
Loading

Related content

content/journals/10.1049/el_19901211
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading