High-performance algorithmic switched-current memory cell

Access Full Text

High-performance algorithmic switched-current memory cell

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Add to cart
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)
Add to cart

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

© The Institution of Electrical Engineers
Published
Errata or comment

A new high-performance algorithmic switched-current memory cell with greatly improved charge injection performance is described. The new cell uses algorithmic means to achieve an improvement in charge injection of two orders of magnitude and does not rely on matching.

Inspec keywords: integrated memory circuits; CMOS integrated circuits; circuit analysis computing

Other keywords: CMOS process; computer simulation; charge injection performance; high-performance algorithmic switched-current memory cell; HSPICE; semiconductor storage

Subjects: Computer-aided circuit analysis and design; Electronic engineering computing; Memory circuits; CMOS integrated circuits; Semiconductor storage

References

    1. 1)
      • Groeneveld, W., Schouwenaars, H., Termeer, H.: `A self calibration technique for monolithic high-resolution D/A converters', ISSCC Digest of Technical Papers, February 1989, p. 22–23.
    2. 2)
      • Hughes, J.B., Bird, N.C., Macbeth, I.C.: `A new technique for analog sample data signal processing', Proc. IEEE ISCAS 1989, May 1989, p. 1584–1587.
    3. 3)
      • E.A. Vittoz , G. Wegmann . (1990) Dynamic current mirrors, Analogue IC design: the current-mode approach.
    4. 4)
      • J.B. Hughes , C. Toumazou , F.J. Lidgey , D.G. Haighs . (1990) Switched-current filters, Analogue IC design: the current-mode approach.
    5. 5)
      • C. Toumazou , J.B. Hughes , D.M. Pattullo . Regulated cascode switched-current memory cell. Electron. Lett. , 303 - 305
    6. 6)
      • G. Wegmann , E.A. Vittoz . Analysis and improvements of accurate dynamic current mirrors. IEEE J. Solid-State Circuits , 699 - 706
    7. 7)
      • D. Vallancourt , S.J. Daubert , C. Toumazou , F.J. Lidgey , D.G. Haigh . (1990) Applications of current-copier circuits, Analogue IC design: the current-mode approach.
    8. 8)
      • G. Wegmann , E.A. Vittoz . Very accurate dynamic current mirrors. Electron. Lett. , 644 - 646
    9. 9)
      • S.J. Daubert , D. Vallancourt , Y. Tsividis . Current copier cells. Electron. Lett. , 1560 - 1562
http://iet.metastore.ingenta.com/content/journals/10.1049/el_19901021
Loading

Related content

content/journals/10.1049/el_19901021
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
Errata
An Erratum has been published for this content:
Erratum: Highperformance algorithmic switched-current memory cell